3/IDS 7.Steptul 6-11

ASA-1062

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

T. SASAKI et al

Serial No.

Filed: February 13, 2002

For: DESIGN METHOD AND SYSTEM FOR

SEMICONDUCTOR INTEGRATED CIRCUITS

## UNDER § 1.97 AND § 1.98

Commissioner for Patents Washington, D.C. 20231

Sir:

- 1. This IDS should be considered:
- (a) when filed within three months of the filing date of the present application, or within three months of the filing date of the National Stage as set forth in § 1.491 in an international application, or before the mailing date of a first Office Action on the merits, whichever occurs last;
- (b) when filed before the mailing date of either a Final Rejection under § 1.113 or a Notice of Allowance under § 1.311, whichever occurs first and when 1(a) does not apply. For this purpose, there is included herein either a certification in section 4 below (included when indicated by a marked box), or a fee of \$180.00 (a check in the amount of \$180.00 is enclosed, or if not see section 5 below);
- (c) when filed prior to the payment of the Issue Fee, when 1(a)-(b) do not apply, and when a certification is included in section 4 below (included when indicated by a marked box); then the Applicant(s) hereby petition(s) and request(s) consideration of this IDS, and provided herewith is a fee of \$180.00 (a check in the amount of \$180.00 to cover the petition fee, or if not see section 5 below).

10/073312 PTO 02/13/02

ASA-1062

- 2. When 1(a)-(c) do not apply, then it is requested that this IDS be placed in the file.
- 3. Listing of the information submitted is on the attached Form PTO-1449, which forms a part of this IDS. A copy of each listed document is enclosed.
- 4. If a fee or additional fee is required, the Commissioner is hereby authorized to charge any fee or additional fee that may be required and credit any excess to Deposit Account No. 50-1417.
- 5. No explanation of relevancy is being provided for the documents because each is discussed in the present Specification.
- 6. If the PTO determines that part(s) of the required content is inadvertently omitted, then it is requested that the Applicant(s) be given additional time and specific identification of such omission(s) to enable full compliance.

Respectfully submitted,

John R. Mattingly Registration No. 30

Attorney for Applicants

MATTINGLY, STANGER & MALUR 1800 Diagonal Rd., Suite 370 Alexandria, Virginia 22314 (703) 684-1120

Date: February 13, 2002

FORM PTO-1449 (REV. 7-80)			U.S. DEPARTM PATENT AND	ENT OF COMMER	RCE ATTY. DOCKET NO. ICE ASA-1062	SE	SERIAL NO.				
				DI 10 4417	APPLICANT	-					
[	LIST C		S CITED BY AP		T. SASAKI et a		OUD		·		
(Use several sheets if necessary)			FILING DATE February 13, 2002		GROUP						
_				U.S. PATE	NT DOCUMENTS						
* EXAMINER INITIAL	1	DOCUMENT	DATE		NAME	CLAS	S SUBCLASS	FILING DATE (If Appropriate)			
***************************************	AA										
	АВ							040			
	AC							33.			
	AD							25	\$0/EL/05		
	AE			70				C92	<b>→</b>		
	AF							•	- <del></del>		
	AG										
	АН										
	AI										
	AJ										
	AK										
				FOREIGN PA	TENT DOCUMENTS						
		DOCUMENT	DATE		COUNTRY		S SUBCLASS	TRANSLATION YES NO			
	AL										
	АМ			***							
<del></del>	AN										
	AO										
	AP			1000-00-0							
			OTHER DOCUM	ENTS (Including	Author, Title, Date, Pertin	ent Pages, et	c.)				
	AR	A. Takahashi et al, "Performance and Reliability Driven Clock Scheduling Sequential Logic Circuits", Proceedings of the ASP-DAC '97, 1997, pp. 37									
	AS		K. Inoue et al, "Schedule-Clock-Tree Routing for Semi-Synchronous Circuits", Technical Report of IEICE, CAD21, 1998, pp. 54-61.								
			-								
	AT	0.5006		per Marie (and A. Marie					33 A		
EXAMINER	1				DATE CONSIDERED						
	•							_			
* EXAMINE next communic			ed, whether or not citation	is in conformance with M	IPEP 609; Draw line through citation if	not in conformance	and not considered. Inclu	de copy of th	is form with		

FORM PTO-1449 (REV. 7-80)		U.S. DEPARTMENT OF COMMER PATENT AND TRADEMARK OFF		CE ATTY, DOCKET NO. CE ASA-1062	SERIAL	SERIAL NO.				
(INEV. 1-00)			/ AIEM AND II	0.02	APPLICANT					
L	IST C	OF DOCUMENT	S CITED BY APP	PLICANT	T. SASAKI et al	_				
(Use several sheets if necessary)					FILING DATE		GROUP			
				February 13, 2002						
				U.S. PATE	NT DOCUMENTS					
* EXAMINER INITIAL		DOCUMENT	DATE		NAME	CLASS	SUBCLASS	FILING (If Appro		
	AA	-								
	АВ							5		
	AC			<del>- 1</del>				312 PTO	20	
	AD							u.s 073	13/	
	AE							929		
	AF							jd	<u> </u>	
	AG									
	АН									
	Al						,			
	AJ									
	AK									
				FOREIGN PA	TENT DOCUMENTS					
		DOCUMENT	DATE		COUNTRY	CLASS	SUBCLASS	YES	NO	
	AL									
	АМ			A						
	AN									
	АО								<u> </u>	
	АР								<u> </u>	
			OTHER DOCUME	ENTS (Including	Author, Title, Date, Pertine	ent Pages, etc.)				
	AR	A. Takahashi et al, "Performance and Reliability Driven Clock Scheduling of Sequential Logic Circuits", Proceedings of the ASP-DAC '97, 1997, pp. 37-42.								
	AS	K. Inoue et al, "Schedule-Clock-Tree Routing for Semi-Synchronous Circuits", Technical Report of IEICE, CAD21, 1998, pp. 54-61.								
	АТ									
EXAMINER	<u> </u>				DATE CONSIDERED					
* EYABAINIE	Q. 1-11	al if reference associates	ed, whether or not citation	is in conformance with N	MPEP 609; Draw line through citation if n	not in conformance and no	t considered. Include	de copy of th	is form with	
next communic			TE, MICHIEL OF HOLGIBRON							